


**WORKMAN
NYDEGGER
& SEELEY**
ATTORNEYS AT LAW
PROFESSIONAL CORPORATION
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111
TELEPHONE (801) 533-9800
FACSIMILE (801) 328-1707

H ROSS WORKMAN
RICK D NYDEGGER
DAVID O SEELEY
BRENT P LORIMER
THOMAS R VUKSINICK
LARRY R LAYCOCK
JONATHAN W RICHARDS
DAVID R WRIGHT
JOHN C STRINGHAM
MICHAEL F KRIEGER
BRADLEY K DESANDRO
JOHN M GUYNN
GREGORY M TAYLOR
DANA L TANGREN
ERIC L MASCHOFF
KEVIN B LAURENCE

BRIAN C KUNZLER
SUSAN K MORRIS
JEFFREY L RANCK
CHARLES J VEVERKA
JONATHAN D WOOD
ROBYN L PHILLIPS
DAVID B DELLENBACH
TIMOTHY M FARRELL
JOHN N GREAVES
VANESSA B PIERCE
LENA I VINITSKAYA
KEVIN K JOHANSON*

*REGISTERED PATENT AGENT



PATENT
TRADEMARK
COPYRIGHT
TRADE SECRETS
UNFAIR COMPETITION
LICENSING
COMPLEX LITIGATION

INTERNET

HOME PAGE: <http://www.wnspat.com>
GENERAL E-MAIL: info@wnspat.com

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PATENT APPLICATION
Honorable Commissioner of Patents
and Trademarks
Washington, DC 20231

Sir:

Transmitted herewith for filing is the patent application of John H. Givens for UTILIZATION OF ENERGY ABSORBING LAYER TO IMPROVE METAL FLOW AND FILL IN A NOVEL INTERCONNECT STRUCTURE, comprising thirty-two (32) pages of specification and claims, and a single signature Declaration, Power of Attorney and Petition.

• Enclosed also are:

- X One (1) drawing sheet.
- X An assignment of the invention to Micron Technology, Inc., including a Form PTO-1595 recordation cover sheet.
- A certified copy of an _____ application.
- An Associate Power of Attorney
- A Verified Statement to Establish Small Entity Status Under 37 C.F.R. § 1.9 and 37 C.F.R. § 1.27
- X A Certificate of Mailing by "Express Mail" certifying a filing date of February 14, 1997, by use of Express Mail Label No. EM246228404US.

00001972 FEB 14 1997

The filing fee has been calculated as shown below.

FOR	NO. FILED	NO. EXTRA	SMALL ENTITY		OR	OTHER THAN A SMALL ENTITY	
			RATE	FEE		RATE	FEE
BASIC FEE				\$ 385			\$ 770
TOT. CLAIMS	35-20=	15	X 11=	\$	OR	X 22=	\$ 330
IND. CLAIMS	8-3=	5	X 40=	\$	OR	X 80=	\$ 400
MULTIPLE DEPENDENT CLAIM PRESENTED			+130=	\$	OR	+260=	\$
TOTAL				\$	OR	TOTAL	\$1,500

- _____ Please debit Deposit Account No. 23-3178 in the amount of \$_____ for the government filing fee. Triplicate copies of this sheet are attached.
- X Please debit Deposit Account No. 23-3178 in the amount of \$40.00 for recordation of the enclosed Assignment.
- X A check in the amount of \$1,540.00 is enclosed to cover the filing fee and the recordation of the enclosed Assignment.
- X The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 23-3178. Copies in triplicate of this sheet are enclosed.
- X Any additional filing fees required under 37 C.F.R. § 1.16.
- X Any patent application processing fees under 37 C.F.R. § 1.17.
- X The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 23-3178. Copies in triplicate of this sheet are enclosed.
- X Any patent application processing fees under 37 C.F.R. § 1.17.

00001912-021497



Express Mailing Label No. EM246228404US

PATENT APPLICATION
Docket No. 11675.106

UNITED STATES PATENT APPLICATION

of

JOHN H. GIVENS

for

**UTILIZATION OF ENERGY ABSORBING LAYER TO IMPROVE METAL
FLOW AND FILL IN A NOVEL INTERCONNECT STRUCTURE**

WORKMAN, NYDEGGER & SEELEY ATTORNEYS AT LAW


A PROFESSIONAL CORPORATION

ATTORNEYS AT LAW

1000 EAGLE GATE TOWER

60 EAST SOUTH TEMPLE

SALT LAKE CITY, UTAH 84111



BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention relates to a metallized integrated circuit structure, and particularly to a metallized interconnect structure situated on a semiconductor substrate assembly and methods for making.

2. The Relevant Technology

Current technology for metallization of an integrated circuit involves the forming of a conductive layer over the integrated circuit. A typical metallization process is one that is performed at the "back end of the line" which is after the formation of integrated circuits that are to be wired by the metallization process. A single conductive layer is often formed so that it is situated above the integrated circuit to be wired. After the conductive layer is formed, it is then patterned and etched into a shape of the desired wiring necessary to metallize the integrated circuit. Since the conductive layer is situated above the integrated circuit, the resultant metallization will also be above the integrated circuit in a "wiring up" scheme.

Another type of metallization involves the formation of a conductive layer at least in part below the integrated circuit in a recess composed of an electrically insulative or dielectric material. Such a wiring scheme may be described as a "wiring down" scheme. The recess can be either a trench, a hole, or a via. Depending upon the aspect ratio of the recess, poor step coverage of the conductive layer within the recess may result. Voids in the conductive layer within the recess may also result when the conductive layer does not completely fill up the recess. Voids and poor step coverage can cause the integrated circuit to experience an electrical failure. The electrical failure can be experienced during fabrication of the integrated circuit or after a period of time that the integrated circuit has

1 been in use, such as where electrical contact with the conductive layer in the recess has been
2 lost because the material of the conductive layer moves.

3 It would be an advantage in the art to overcome the problems of poor step coverage
4 and voids.

1 composed is selected from the group consisting of ceramics, metallics, and intermetallics.
2 More preferably, the material from which the seed layer is composed is selected from the
3 group consisting of aluminum, titanium nitride, titanium, and titanium aluminide.
4 Additionally and by comparison, the diffusion barrier layer will preferably be composed of
5 a material having a melting point greater than or equal to that of the material from which the
6 seed layer is composed

7 An electrically conductive layer is then formed upon the seed layer. The electrically
8 conductive layer is the current carrier for electrical signals that will communicate with an
9 integrated circuit associated therewith. Preferably, the electrically conductive layer is
10 substantially composed of aluminum or copper. The material from which the diffusion
11 barrier layer is composed will preferably have a melting point greater than that of a material
12 from which the electrically conductive layer is composed. The material from which the seed
13 layer is composed will preferably have a melting point greater than or equal to that of the
14 material from which the electrically conductive layer is composed.

15 An energy absorbing layer is then formed upon the conductor layer. The energy
16 absorbing layer will preferably have a greater thermal absorption capacity than that of the
17 electrically conductive layer. Alternatively, the energy absorbing layer will preferably being
18 composed of a material having a higher melting point than that of the material from which
19 the electrically conductive layer is composed. As another alternative, the energy absorbing
20 layer will preferably be composed of a material having both a higher thermal insulation
21 capacity and electric insulation capacity than that of the material from which the electrically
22 conductive layer is composed.

23 The energy absorbing layer is heated to cause the conductor layer to flow so as to
24 fill voids that have formed within the dielectric structure. In conjunction with the heating
25 of the energy absorbing layer, a pressure above atmospheric pressure can be applied to the
26 semiconductor substrate assembly to better assist the process of causing the conductor layer

1 to flow so as to fill voids within the dielectric structure. Preferably, the energy absorbing
2 layer is substantially composed of a material selected from the group consisting of titanium,
3 titanium nitride, tungsten, tungsten nitride, silicon nitride, silicon dioxide, tantalum, tantalum
4 nitride, and carbon.

5 Following the steps of heating or heating and pressurizing the energy absorbing
6 layer, the energy absorbing layer is removed, preferably by planarizing. The planarizing step
7 may also remove a portion of the conductive layer situated above the dielectric structure.

8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1 depicts a semiconductor substrate assembly 10. A lower substrate known as a silicon layer 22 is formed in semiconductor substrate assembly 10, and a dielectric material 14 is upon silicon layer 22. Lower substrate or silicon layer 22 defines a plane and comprises material selected from the group consisting of silicon dioxide, silicate glass and mixtures or derivatives thereof. A hole 18 having a cylindrical shape extends from silicon layer 22 to terminate at a trench 20 formed in dielectric material 14. Trench 20 is rectangular in cross-section.

Figure 2 shows a cross-section 12 seen Figure 1. Another trench 32, and another hole 34 are also depicted. Trench 32 is not situated over a hole as is trench 20. Figure 2 also depicts a hole 34 having a triangular cross-section and extending from a top surface of dielectric material 14 to terminate at silicon layer 22. When filed with materials for a metallization process and subsequently planarized, holes 18, 34, and trenches 20, 32 become interconnect structures in the metallization process as described below.

To initiate the metallization process, dielectric material 14 is formed upon silicon layer 22 by conventional processing, such as depositing doped or undoped oxide by various CVD processes, or by TEOS deposition. Next, dielectric material 14 has recesses formed therein, including for example holes 18, 34, and trenches 20, 32, the formation of which is by conventional processing methods such as patterning and etching.

After dielectric material 14 has been processed into the desired configuration of recesses, the next step is to form a barrier layer 24 over the dielectric structure 16. Barrier layer 24 may be formed, by way of example and not by way of limitation, by multiple deposition of a material. The material from which barrier layer 24 is composed preferably will act as an adhesion layer for materials formed thereon, and also will acts as a diffusion barrier to prevent the diffusion of material through barrier layer 24.

1 Barrier layer 24 will preferably be a substantially continuous coating of material
2 over the recesses in dielectric material 14. Barrier layer 24 may be comprised of refractory
3 metals or nitrides thereof, such as titanium, tungsten, tantalum, titanium nitride, tungsten
4 nitride, or tantalum nitride. Typically, barrier layer 24 is titanium and/or titanium nitride
5 together. Barrier layer 24 can be particularly important in the areas where holes 18, 34
6 extend past dielectric material 14 to terminate at silicon layer 22.

7 The next step, which may be desirable in the inventive method depending upon the
8 composition of materials used to fill the recesses in dielectric material 14, is to thermally
9 process barrier layer 24. The thermal processing of barrier layer 24 helps to improve
10 electrical contact of the interconnect structures being formed. For example, if titanium is
11 deposited, then it is desirable that a thermal process be performed. The thermal process
12 would preferably be heating the semiconductor substrate assembly in a nitrogen environment
13 at a selected temperature at which nitrides are formed on the surface of the titanium. If
14 barrier layer 24 comprises titanium or titanium nitride, argon may be used as the
15 environment for thermal processing. In this example, titanium exposed to the nitrogen
16 environment would form titanium nitride and exposed silicon would form silicon nitride.
17 As the thermal process heats the semiconductor substrate assembly, titanium silicide would
18 form so as to create a desirable contact resistance with silicon layer 22.

19 A seed layer 26 is formed over barrier layer 24 in the next step of the inventive
20 method. The type of material used as seed layer 26 is dependant upon subsequent
21 processing. If some type of subsequent reflow process is needed for later added layers, or
22 even a CVD process is going to be used for the formation of seed layer 26, seed layer 26 will
23 preferably be formed prior to subsequent processing so as to clean barrier layer 24. The use
24 of seed layer 26 provides a surface on barrier layer 24 that is substantially free of
25 contaminants that may interfere with surface diffusion. Seed layer 26 promotes the
26 deposition and growth of a layer of material that will be formed thereon. Additionally, seed

1 layer 26 will preferably be the main conductor for current in the interconnect structure and
2 will promote surface mobility of materials formed thereon so as to fill the recesses in
3 dielectric material 14 in a desirable manner.

4 By way of example of materials and processes for formation of seed layer 26, a CVD
5 tungsten process can be used. When so processed there will be a nucleation of seed layer 26
6 that will be rich in both silicon and hydrogen, initially. The CVD tungsten process will then
7 preferably undergo a chemistry change in the middle thereof so as to become rich in
8 hexfluoride such that a more pure form of tungsten material makes up seed layer 26. Those
9 of ordinary skill in the art will understand the selection of proper seed layer 26 compositions,
10 which selection may be done empirically utilizing chemical potential differences and
11 differences in diffusion characteristics of materials.

12 The seed layer may also be made of titanium nitride, which is preferred when
13 aluminum is used in the interconnect structures. If so, the seed layer should be deposited in
14 situ prior to filling the interconnect structures with aluminum so as to enable the aluminum
15 to freely flow and to avoid binding up the flow of the aluminum. Multiple layers can be
16 used to make up the seed layer, which multiple layers will preferably be deposited in a
17 vacuum system and will be composed, for example, of both titanium nitride and/or silicon.

18 The next step in the inventive method is the formation of a conductor layer 28.
19 Conductor layer 28 will preferably be composed of typical metallization conductor materials.
20 For example, if a reflow or a fill process with aluminum process is going to be used, then an
21 aluminum and high pressure fill would be used to substantially cover seed layer 26 in the
22 recesses within dielectric material 14. The composition of conductor layer 28 may depend
23 on the aspect ratio of the recesses within dielectric material 14. Aspect ratios below four (4)
24 may not require a high pressure fill of the recesses. Another example of a conductor material
25 is copper.
26

1 When aluminum is used as conductor layer 28, the composition of barrier layer 24
2 will preferably be selected to avoid a heat induced reaction of aluminum with silicon in
3 silicon layer 22 so as to form tetrahedrons in the silicon, wherein by a detrimental effect is
4 realized.

5 An energy absorbing layer 30 is then formed, preferably by deposition, upon
6 conductor layer 28. Energy absorbing layer 30 retains thermal energy and comprises a
7 material that has a higher thermal conductivity than conductor layer 28. By way of example
8 and not limitation, if conductor layer 28 is composed of aluminum and energy absorbing
9 layer 30 is composed of tungsten, the tungsten has a higher melting point than aluminum.
10 This results in the tungsten retaining more energy.

11 From a spectral point of view, if aluminum is used as conductor layer 28 and
12 depending how the aluminum layer is deposited, it is possible to obtain something that is not
13 as spectrally reflective. A preferable characteristic of energy absorbing layer 30 is that it
14 must be able to absorb more energy than the material that is used as conductor layer 28. The
15 purpose behind this requirement is that when challenging structures (e.g. recesses in
16 dielectric material 14 having aspect ratios greater than four (4) to one (1) are being formed
17 which are to be filled with a conductor, the conductor will flow more freely to fill a recess
18 when thermal energy is retained within the conductor by a layer thereon that will better retain
19 such thermal energy. As such, the flowability of the conductor is enhanced so that diffusion
20 thereof into the recess is bettered.

21 Enhancing the diffusion characteristics of the material of the conductor is achieved
22 by either volume diffusion or surface diffusion, each of which are time and temperature
23 dependent. The temperature of the conductor is held high for at a longer period of time while
24 underlying or overlying materials retain thermal energy. The formation of energy absorbing
25 layer 30 on conductor layer 28 substantially retains thermal energy under an interfacial
26

1 surface of energy absorbing layer 30 so that the thermal energy can diffuse into conductor
2 layer 28.

3 By way of example, if conductor layer 28 is aluminum, energy absorbing layer 30
4 can be titanium nitride, tungsten, or even a dielectric substance. A layer of titanium nitride
5 is less thermally conductive than aluminum. If conductor layer 28 is copper, examples of
6 energy absorbing layers 30 are tungsten, titanium nitride, tantalum or carbon.

7 The next step of the inventive method is to apply energy to energy absorbing
8 layer 30. The energy that is applied to energy absorbing layer 30 is transmitted to conductor
9 layer 28. Conductor layer 28 is then able to flow and fill voids that have formed in recesses
10 within dielectric material 14. With the voids removed, desirable step coverage of the
11 recesses within dielectric material 14, and desirable fill of the recesses is achieved.
12 Examples of ways to apply energy to energy absorbing layer 30 include, but are not limited
13 to, lasers, tube furnaces, RTP or other kinds of radiant or thermal energy. Preferably, energy
14 absorbing layer 30 will be heated.

15 A preferable step that follows the forgoing steps is the removal of materials from the
16 semiconductor substrate assembly by an abrasive planarizing process, for example, chemical
17 mechanical planarizing. Material will be removed during the planarizing process until
18 planarization line 36 seen in Figure 2 is reached. The resulting interconnect structures have
19 been metallized so as to be buried within dielectric material 14, and as such can be
20 considered to be a metallization by "wire-down" technology. Subsequent and conventional
21 processing can then following in the fabrication processing of the semiconductor substrate
22 assembly.

23 Figure 2 shows a novel dual damascene structure depicted as hole 18 and trench 20
24 filled with each of barrier layer 24, seed layer 26, and conductor layer 28, where trench 20
25 has been planarized at planarization line 36. Planarization line 36 makes the metallization
26

1 in an "inlaid" form. The two or "dual" metallization damascene structure is seen in the inlaid
2 combination of both hole 18 and trench 20.

3 The disclosed novel method is capable of desirable step coverage and being capable
4 of filling in a recess within a dielectric material having an aspect ratio greater than about four
5 (4) to one (1). As such, the novel process improves both the yield and reliability over
6 conventional processes.

7 The present invention may be embodied in other specific forms without departing
8 from its spirit or essential characteristics. The described embodiments are to be considered
9 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,
10 indicated by the appended claims rather than by the foregoing description. All changes
11 which come within the meaning and range of equivalency of the claims are to be embraced
12 within their scope.

13 What is claimed and desired to be secured by United States Letters Patent is:
14
15
16
17
18
19
20
21
22
23
24
25
26

- 1 1. A method for manufacturing an interconnect structure comprising the steps
2 of:
3 forming a recess within a dielectric material situated on a semiconductor
4 lower substrate, said recess extending below a top surface of said dielectric material;
5 forming a diffusion barrier layer on the recess within the dielectric material;
6 forming a seed layer on the diffusion barrier layer, the diffusion barrier layer
7 being composed of a material having a melting point greater than or equal to that of
8 a material from which the seed layer is composed;
9 forming an electrically conductive layer on the seed layer, the material from
10 which the diffusion barrier layer is composed having a melting point greater than
11 that of a material from which the electrically conductive layer is composed, the
12 material from which the seed layer is composed having a melting point greater than
13 or equal to that of the material from which the electrically conductive layer is
14 composed;
15 forming an energy absorbing layer on said electrically conductive layer, said
16 energy absorbing layer having a greater thermal absorption capacity than that of said
17 electrically conductive layer;
18 applying energy to said energy absorbing layer so to as heat said electrically
19 conductive layer and to cause said electrically conductive layer to flow within said
20 recess; and
21 removing portions of the energy absorbing layer and the electrically
22 conductive layer that are situated above the top surface of the dielectric material.
23
24 2. A method for manufacturing an interconnect structure as recited in Claim 1,
25 wherein the step of forming a diffusion barrier layer on the recess within the dielectric
26 material is a CVD deposition step.

1 3. A method for manufacturing an interconnect structure as recited in Claim 1,
2 wherein the material from which the diffusion barrier layer is substantially composed is
3 selected from the group consisting of ceramics, metallics, and intermetallics.

4
5 4. A method for manufacturing an interconnect structure as recited in Claim 1,
6 wherein the material from which the diffusion barrier layer is composed is selected from the
7 group consisting of aluminum nitride, tungsten nitride, titanium nitride, and tantalum nitride.

8
9 5. A method for manufacturing an interconnect structure as recited in Claim 1,
10 further comprising the step, prior to the step of forming a seed layer on the diffusion barrier
11 layer, of heating the diffusion barrier layer in an environment substantially containing a
12 nitrogen gas.

13
14 6. A method for manufacturing an interconnect structure as recited in Claim 1,
15 wherein the step of depositing a seed layer on the diffusion barrier layer is a CVD deposition
16 step.

17
18 7. A method for manufacturing an interconnect structure as recited in Claim 1,
19 wherein the material from which the seed layer is substantially composed is selected from
20 the group consisting of ceramics, metallics, and intermetallics.

21
22 8. A method for manufacturing an interconnect structure as recited in Claim 1,
23 wherein the material from which the seed layer is composed is selected from the group
24 consisting of aluminum, titanium nitride, titanium, and titanium aluminide.

1 9. A method for manufacturing an interconnect structure as recited in Claim 1,
2 wherein the material from which the electrically conductive layer is composed is selected
3 from the group consisting of aluminum and copper.

4
5 10. A method for manufacturing an interconnect structure as recited in Claim 1,
6 wherein the energy absorbing layer is substantially composed of a material selected from the
7 group consisting of titanium, titanium nitride, tungsten, tungsten nitride, silicon nitride,
8 silicon dioxide, tantalum, tantalum nitride, and carbon.

9
10 11. A method for manufacturing an interconnect structure as recited in Claim 1,
11 wherein the step of applying energy to said energy absorbing layer to heat the energy
12 absorbing layer utilizes at least one energy source selected from the group consisting of a
13 laser, a furnace, and an RTP lamp.

14
15 12. A method for manufacturing an interconnect structure as recited in Claim 1,
16 wherein said step of removing portions of the energy absorbing layer and the electrically
17 conductive layer is an abrasive planarization step.

18
19 13. A method for manufacturing an interconnect structure as recited in Claim 12,
20 wherein said step of removing portions of the energy absorbing layer and the electrically
21 conductive layer is a chemical mechanical planarizing step.

22
23 14. A method for manufacturing an interconnect structure as recited in Claim 1,
24 wherein the recess has an aspect ratio greater than about four (4) to one (1).
25
26

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

15. A method for manufacturing an interconnect structure as recited in Claim 1, wherein the recess comprises a contact hole situated below a trench, said semiconductor substrate assembly having a lower substrate defining a plane, said contact hole terminating at an end thereof at said lower substrate and terminating at an opposite end thereof at said trench, said trench extending from said opposite end of said contact hole to a top surface of said dielectric material, the trench extending substantially parallel to the plane of the lower substrate.

1 16. A method for manufacturing an interconnect structure comprising the steps
2 of:

3 patterning and etching a dielectric material situated on a semiconductor
4 substrate assembly so as to form a recess within the dielectric material, said recess
5 being situated below a top surface of said dielectric material;

6 depositing a diffusion barrier layer within the recess within the dielectric
7 material, the diffusion barrier layer being composed of a material selected from the
8 group consisting of ceramics, metallics, and intermetallics;

9 depositing a seed layer on the diffusion barrier layer, the seed layer being
10 composed of a material selected from the group consisting of ceramics, metallics,
11 and intermetallics, the material from which the diffusion barrier layer is composed
12 having a melting point greater than or equal to that of the material from which the
13 seed layer is composed;

14 depositing an electrically conductive layer on the seed layer, the material
15 from which the diffusion barrier layer is composed having a melting point greater
16 than that of the material from which the electrically conductive layer is composed,
17 the material from which the seed layer is composed having a melting point greater
18 than or equal to that of the material from which the electrically conductive layer is
19 composed;

20 depositing an energy absorbing layer on said electrically conductive layer,
21 said energy absorbing layer being composed of a material having a higher melting
22 point than that of the material from which the electrically conductive layer is
23 composed;

24 heating the energy absorbing layer so to as heat the conductive layer and to
25 cause said conductive layer to flow within said recess; and
26

1 planarizing the semiconductor substrate assembly so as to remove those
2 portions of the energy absorbing layer and the electrically conductive layer that are
3 situated above the top surface of the dielectric material.
4

5 17. A method for manufacturing an interconnect structure as recited in Claim 16,
6 wherein the material from which the diffusion barrier layer is composed is selected from the
7 group consisting of aluminum nitride, tungsten nitride, titanium nitride, and tantalum nitride.
8

9 18. A method for manufacturing an interconnect structure as recited in Claim 16,
10 wherein the material from which the seed layer is composed is selected from the group
11 consisting of aluminum, titanium nitride, titanium, and titanium aluminide.
12

13 19. A method for manufacturing an interconnect structure as recited in Claim 16,
14 wherein the material from which the electrically conductive layer is composed is selected
15 from the group consisting of aluminum and copper.
16

17 20. A method for manufacturing an interconnect structure as recited in Claim 16,
18 wherein the energy absorbing layer is substantially composed of a material selected from the
19 group consisting of titanium, titanium nitride, tungsten, tungsten nitride, silicon nitride,
20 silicon dioxide, tantalum, tantalum nitride, and carbon.
21

22 21. A method for manufacturing an interconnect structure as recited in Claim 16,
23 wherein the recess has an aspect ratio greater than about 4 to 1.
24
25
26

1 22. A method for manufacturing an interconnect structure as recited in Claim 16,
2 wherein the recess comprises a contact hole situated below a trench, said semiconductor
3 substrate assembly having a lower substrate defining a plane, said contact hole terminating
4 at an end thereof at said lower substrate and terminating at an opposite end thereof at said
5 trench, said trench extending from said opposite end of said contact hole to a top surface of
6 said dielectric material, the trench extending substantially parallel to the plane of the lower
7 substrate.
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

23. A method for manufacturing an interconnect structure comprising the steps
of:

patterning and etching a dielectric material situated on a semiconductor
substrate assembly so as to form a recess within the dielectric material, said recess
being situated below a top surface of said dielectric material;

depositing a diffusion barrier layer within the recess within the dielectric
material, the diffusion barrier layer being composed of a material selected from the
group consisting of aluminum nitride, tungsten nitride, titanium nitride, and
tantalum nitride;

depositing a seed layer on the diffusion barrier layer, the seed layer being
composed of a material selected from the group consisting of aluminum, titanium
nitride, titanium, and titanium aluminide, the material from which the diffusion
barrier layer is composed having a melting point greater than or equal to that of the
material from which the seed layer is composed;

depositing an electrically conductive layer on the seed layer, the material
from which the diffusion barrier layer is composed having a melting point greater
than that of a material from which the electrically conductive layer is composed, the
material from which the seed layer is composed having a melting point greater than
or equal to that of the material from which the electrically conductive layer is
composed, the material from which the electrically conductive layer is composed
is selected from the group consisting of aluminum and copper;

depositing an energy absorbing layer on said electrically conductive layer,
said energy absorbing layer being composed of a material having a higher melting
point than that of the material from which the electrically conductive layer is
composed, the energy absorbing layer being is substantially composed of a material

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

selected from the group consisting of titanium, titanium nitride, tungsten, tungsten nitride, silicon nitride, silicon dioxide, tantalum, tantalum nitride, and carbon;

heating the energy absorbing layer so to as heat the conductive layer and to cause said conductive layer to flow within said recess; and

planarizing the semiconductor substrate assembly so as to remove those portions of the energy absorbing layer and the electrically conductive layer that are situated above the top surface of the dielectric material.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

24. A method for manufacturing an interconnect structure comprising the steps
 of:

forming a dielectric material on a monocrystalline silicon layer of a
 semiconductor substrate assembly, said monocrystalline silicon layer defining a
 plane;

patterning and etching the dielectric material so as to form a recess within
 said dielectric material, said recess comprising a contact hole situated below a
 trench, said contact hole terminating at an end thereof at the silicon layer and
 terminating at an opposite end thereof at said trench, said trench extending from said
 opposite end of said contact hole to a top surface of said dielectric material, the
 trench being substantially parallel to the plane of the monocrystalline silicon layer;

depositing a diffusion barrier layer within the recess within the dielectric
 material, the diffusion barrier layer being composed of a material selected from the
 group consisting of ceramics, metallics, and intermetallics;

depositing a seed layer on the diffusion barrier layer, the seed layer being
 composed of a material selected from the group consisting of ceramics, metallics,
 and intermetallics, the material from which the diffusion barrier layer is composed
 having a melting point greater than or equal to that of the material from which the
 seed layer is composed;

depositing a layer substantially composed of aluminum on the seed layer, the
 material from which the diffusion barrier layer is composed having a melting point
 greater than that of aluminum, the material from which the seed layer is composed
 having a melting point greater than or equal to that of aluminum;

depositing an energy absorbing layer on said electrically conductive layer,
 said energy absorbing layer being composed of a material having both a higher

thermal insulation capacity and electric insulation capacity than that of the material from which the electrically conductive layer is composed;

heating the energy absorbing layer so as to heat the conductive layer and to cause said conductive layer to flow within said recess; and

planarizing the semiconductor substrate assembly so as to remove those portions of the energy absorbing layer and the electrically conductive layer that are situated above the top surface of the dielectric material.

25. A method for manufacturing an interconnect structure as recited in Claim 24, wherein the material from which the diffusion barrier layer is composed is selected from the group consisting of aluminum nitride, tungsten nitride, titanium nitride, and tantalum nitride.

26. A method for manufacturing an interconnect structure as recited in Claim 24, wherein the material from which the seed layer is composed is selected from the group consisting of aluminum, titanium nitride, titanium, and titanium aluminide.

27. A method for manufacturing an interconnect structure as recited in Claim 24, wherein the material from which the energy absorbing layer is substantially composed is selected from the group consisting of titanium, titanium nitride, tungsten, tungsten nitride, silicon nitride, silicon dioxide, tantalum, tantalum nitride, and carbon.

28. A method for manufacturing an interconnect structure comprising the steps
 of:

forming at least one silicon layer on a monocrystalline silicon layer of a
 semiconductor substrate assembly, said silicon layer being selected from the group
 consisting of undoped silicon dioxide, doped silicon dioxide, undoped silicate glass,
 and doped silicate glass, wherein said monocrystalline silicon layer defines a plane;

patterning and etching the at least one silicon dioxide layer so as to form a
 recess therein, said recess comprising a contact hole situated below a trench, said
 contact hole terminating at an end thereof at the at least one silicon layer and
 terminating at an opposite end thereof at said trench, said trench extending from said
 opposite end of said contact hole to a top surface of said at least one silicon layer,
 the trench being substantially parallel to the plane of the monocrystalline silicon
 layer;

depositing a diffusion barrier layer within the recess within the at least one
 silicon layer, the diffusion barrier layer being composed of a material selected from
 the group consisting of aluminum nitride, tungsten nitride, titanium nitride, and
 tantalum nitride;

depositing a seed layer on the diffusion barrier layer, the seed layer being
 composed of a material selected from the group consisting of aluminum, titanium
 nitride, titanium, and titanium aluminide, the material from which the diffusion
 barrier layer is composed having a melting point greater than or equal to that of the
 material from which the seed layer is composed;

depositing a layer substantially composed of aluminum on the seed layer, the
 material from which the diffusion barrier layer is composed having a melting point
 greater than that of aluminum, the material from which the seed layer is composed
 having a melting point greater than or equal to that of aluminum;

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

depositing an energy absorbing layer on said electrically conductive layer, said energy absorbing layer being composed of a material having both a higher thermal insulation capacity and electric insulation capacity than that of the material from which the electrically conductive layer is composed, the material from which the energy absorbing layer is substantially composed is selected from the group consisting of titanium, titanium nitride, tungsten, tungsten nitride, silicon nitride, silicon dioxide, tantalum, tantalum nitride, and carbon;

heating the energy absorbing layer so as to heat the conductive layer and to cause said conductive layer to flow within said recess; and

planarizing the semiconductor substrate assembly so as to remove those portions of the energy absorbing layer and the electrically conductive layer that are situated above the top surface of the at least one silicon layer.

1 29. An interconnect structure comprising:

2 a lower substrate situated on a semiconductor substrate assembly, said lower
3 substrate defining a plane;

4 a dielectric material on the lower substrate having a planar top surface;

5 a recess within said dielectric material, said recess comprising a contact hole
6 situated below a trench, said contact hole terminating at an end thereof at the lower
7 substrate and terminating at an opposite end thereof at said trench, said contact hole
8 being oriented substantially perpendicular to the plane of said lower substrate, said
9 trench extending from said opposite end of said contact hole to a top surface of said
10 dielectric material, the trench extending substantially parallel to the plane of said
11 lower substrate; and

12 an electrically conductive layer situated within and filling both the contact
13 hole and the trench and extending to terminate at the planar top surface of the
14 dielectric material.
15
16
17
18
19
20
21
22
23
24
25
26

1 30. An interconnect structure comprising:

2 a lower substrate situated on a semiconductor substrate assembly, said lower
3 substrate defining a plane;

4 a dielectric material on the lower substrate having a planar top surface;

5 a recess within said dielectric material, said recess comprising a contact hole
6 situated below a trench, said contact hole terminating at an end thereof at the silicon
7 layer and terminating at an opposite end thereof at said trench, said contact hole
8 being oriented substantially perpendicular to the plane of said lower substrate, said
9 trench extending from said opposite end of said contact hole to a top surface of said
10 dielectric material, the trench extending substantially parallel to the plane said lower
11 substrate;

12 a diffusion barrier layer on the trench and the contact hole;

13 a seed layer on the diffusion barrier layer, the diffusion barrier layer being
14 composed of a material having a melting point greater than or equal to that of a
15 material from which the seed layer is composed; and

16 an electrically conductive layer on the seed layer and extending to terminate
17 at the planar top surface of the dielectric material, the material from which the
18 diffusion barrier layer is composed having a melting point greater than that of a
19 material from which the electrically conductive layer is composed, the material from
20 which the seed layer is composed having a melting point greater than or equal to
21 that of the material from which the electrically conductive layer is composed.

22
23 31. An interconnect structure as defined in Claim 30, wherein the material from
24 which the diffusion barrier layer is substantially composed is selected from the group
25 consisting of aluminum nitride, tungsten nitride, titanium nitride, and tantalum nitride.
26

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

32. An interconnect structure as defined in Claim 30, wherein the material from which the seed layer is substantially composed is selected from the group consisting of aluminum, titanium nitride, titanium, and titanium aluminide.

33. An interconnect structure as defined in Claim 30, wherein the material from which the electrically conductive layer is substantially composed is selected from the group consisting of aluminum and copper.

34. An interconnect structure comprising:

a monocrystalline silicon layer of a semiconductor substrate assembly, said monocrystalline silicon layer defining a plane;

a dielectric material on the monocrystalline silicon layer;

a recess within said dielectric material, said recess comprising a contact hole situated below a trench, said contact hole terminating at an end thereof at the silicon layer and terminating at an opposite end thereof at said trench, said contact hole being oriented substantially perpendicular to the plane of said monocrystalline silicon layer, said trench extending from said opposite end of said contact hole to a top surface of said dielectric material, the trench extending substantially parallel to the plane of said monocrystalline silicon layer;

a diffusion barrier layer on the trench and the contact hole, the diffusion barrier layer being substantially composed of a material selected from the group consisting of aluminum nitride, tungsten nitride, titanium nitride, and tantalum nitride;

a seed layer on the diffusion barrier layer, the seed layer being substantially composed of a material selected from the group consisting of aluminum, titanium nitride, titanium, and titanium aluminide, the material from which the diffusion barrier layer is composed having a melting point greater than or equal to that of the material from which the seed layer is composed; and

an electrically conductive layer on the seed layer and extending to terminate at the planar surface of the dielectric material, the material from which the diffusion barrier layer is composed having a melting point greater than that of the material from which the electrically conductive layer is composed, the material from which the seed layer is composed having a melting point greater than or equal to that of the material from which the electrically conductive layer is composed, the material from

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

which the electrically conductive layer is substantially composed being selected from the group consisting of aluminum and copper.

35. An interconnect structure recited in Claim 34, wherein the contact hole has an aspect ratio greater than about 4 to 1.

1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6

G:\DATA\PAT\11675106.PAT




FIG. 1




FIG. 2

DECLARATION, POWER OF ATTORNEY, AND PETITION

I, John H. Givens, declare: that I am a citizen of the United States of America; that my residence and post office address is 3030 West Bonner Street, Meridian, Idaho 83712; that I verily believe I am the original, first, and sole inventor of the subject matter of the invention or discovery entitled UTILIZATION OF ENERGY ABSORBING LAYER TO IMPROVE METAL FLOW AND FILL IN A NOVEL INTERCONNECT STRUCTURE for which a patent is sought and which is described and claimed in the specification attached hereto; that I have reviewed and understand the contents of the above-identified specification, including the claims referred to, and that I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Section 1.56(a) of Title 37 of the Code of Federal Regulations.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.

I hereby appoint as my attorneys and/or patent agents: H. ROSS WORKMAN, Registration No. 25,230; RICK D. NYDEGGER, Registration No. 28,651; DAVID O. SEELEY, Registration No. 30,148; KENT S. BURNINGHAM, Registration No. 30,453; TODD E. ZENGER, Registration


No. 33,610; JONATHAN W. RICHARDS, Registration No. 29,843; MICHAEL F. KRIEGER, Registration No. 35,232; BRADLEY K. DeSANDRO, Registration No. 34,521; JOHN M. GUYNN, Registration No. 36,153; DANA L. TANGREN, Registration No. 37,246; ERIC L. MASCHOFF, Registration No. 36,596; GREGORY M. TAYLOR, Registration No. 34,263; KEVIN B. LAURENCE, Registration No. 38,219; BRIAN C. KUNZLER, Registration No. 38,527; JEFFREY L. RANCK, Registration No. 38,590; LENA I. VINITSKAYA, Registration No. 39,448; SUSAN K. MORRIS, Registration No. 39,780; JONATHAN D. WOOD, Registration No. 38,076; ROBYN L. PHILLIPS, Registration No. 39,330; JOHN N. GREAVES, Registration No. 40,362; LIA M. PAPPAS, Registration No. 34,095, and MICHAEL L. LYNCH, Registration No. 30,871, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. All correspondence and telephonic communications should be directed to:

Bradley K. DeSandro, Attorney
WORKMAN, NYDEGGER & SEELEY
1000 Eagle Gate Tower
60 East South Temple
Salt Lake City, Utah 84111

Wherefore, I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and this petition.

Signed at Boise, Idaho, this 6 day of February, 1996⁷

Inventor:


John H. Givens
3030 West Bonner Street
Meridian, Idaho 83712